

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**

**THIS PAGE BLANK (USPTO)**

# PATENT SPECIFICATION

(11) 1359 662

1359 662

- (21) Application No. 35534/71 (22) Filed 28 July 1971  
 (31) Convention Application No. 76787 (32) Filed 30 Sept. 1970 in  
 (33) United States of America (US)  
 (44) Complete Specification published 10 July 1974  
 (51) International Classification G06F 3/04  
 (52) Index at acceptance

G4A 11B 19 3W2 5B 6N 6M1  
 H4P B2 B6A B6B B6C B6Y E1 E7



## (54) IMPROVEMENTS IN OR RELATING TO DATA COMMUNICATION SYSTEMS

(71) We, HONEYWELL INFORMATION SYSTEMS INC. a Corporation organised and existing under the laws of the State of Delaware, United States of America of 200 Smith Street, Waltham, Massachusetts, United States of America, do hereby declare the invention, for which we pray that a patent may be granted to us, and the method by which it is to be performed to be particularly described in and by the following statement:—

The present invention pertains to data communications systems and more specifically to a data communications controller which can be used to scan all of the subchannels connected thereto when a priority switch is open. When the priority switch is closed a selector switch on the communications controller can be used to choose one of several combinations of subchannels which are awarded priority over other subchannels being scanned.

Electronic data processing has rapidly become a necessary adjunct to everyday business and provides not only means for calculating, accounting and general data processing, but also provides a source of business management information. To incorporate a data processing system into a business frequently requires transmission into the system over long distances. Terminal devices convert data from human readable form into binary form and transmit this data over wires or microwave relay systems from the terminal device to the data processor. The data processor operates upon the data received and sends a return message to the terminal device. The data processor operates at a speed which is many times as fast as the operating speed of the terminal devices. To provide efficient use of the data communications equipment a control module such as a communications controller is connected between the terminal devices and the data processor. These terminal devices generate a wide variety of message code sets, character lengths and bit rates. The data is transmitted a bit at a time from the terminal devices to the subchannels which temporarily store the data and then send the data to the

processor. The rate of transmission of the data from the terminal device is much slower than the operating speed of the data processor so that there is a considerable period of time between the receipt of the first data bit from terminal number one and the receipt of a second data bit from this same terminal. This means that the communications controller can receive a first data bit from terminal device number 1, then receive a data bit from terminal device number 2, etc. and return back to terminal number 1 in time to receive the second data bit from terminal device number 1. The communications controller is designed so that it continuously scans through all of the subchannels connected to the communications controller and receives one bit at a time from each of these subchannels. However, if some of the terminal devices provide data bits at a higher rate it may be advantageous to receive more than one data bit from a high speed terminal device before proceeding to one of the lower speed terminal devices. Therefore, it is desirable that a priority system be used such that the higher speed devices receive a higher priority and be scanned several times while the lower speed devices are scanned or are connected to the controller only a single time. It is therefore advantageous to develop a communications controller having a dual scanning system so that all of the subchannels connected to the controller can be scanned in order when there is no high speed terminal device connected to the subchannel, but to assign priority to a terminal device having a higher speed when it is connected to the controller.

It is, therefore, an object of this invention to provide a communications controller having a dual scanning system.

According to the present invention, there is provided a digital electric data communications system incorporating a priority switch and a data communications controller for controlling the sequential polling of a plurality of subchannels, said controller comprising a pair of subchannel scanners one of which is

arranged to generate signals when activated which cause the sequential polling of all the said subchannels and the other is arranged to generate signals when activated which cause the sequential polling of some, but not others, of said subchannels, and a priority selection circuit which enables one or other of the said scanners in accordance with the setting of the priority switch and the presence or absence of a demand for priority servicing from one or more of the subchannels polled by the second said subchannel scanner, said first scanner thus being enabled in the absence of said priority demand signals and, subject to the setting of the said priority switch, being disabled upon manifestation of said signals.

The first said subchannel scanner scans each of the subchannels in turn. The second said subchannel scanner is used to scan the priority subchannels when any of these priority subchannels request such action. When no priority requests are received the communication controller returns to the normal scanning.

In an embodiment of the invention described herein there is provided a data communication system having dual scanners for use with a plurality of subchannels, said system comprising: first and second counters; an oscillator, said oscillator being connected to said first and said second counters; means for disabling said counters; first and second switching means, said first switching means being connected between said first counter and said means for disabling, said first switching means being connected to said second counter, said first switching means selectively connecting one of said first and said second counters to said means for disabling; and a decoding matrix, said second switching means being connected between said matrix and said first counter, said second switching means being connected to said second counter, said second switching means selectively connecting one of said first and said second counters to said matrix, said matrix being coupled to said subchannels.

Arrangements in accordance with the invention will now be described by way of example and with reference to the accompanying drawings, in which:—

Figure 1 is a simplified block diagram of a data communications system in which the present invention may be used.

Figs. 2a and 2b are a simplified schematic diagrams of a typical subchannel constructed in accordance with one embodiment of the present invention.

Figs. 3a—d are simplified schematic diagrams of a data communications controller constructed in accordance with this embodiment.

Fig. 4 illustrates waveforms which are useful in explaining the operation of the embodiment shown in Figs. 2 and 3.

Fig. 5 illustrates the various methods of

scanning which may be employed by the communications controller shown in Fig. 3.

Fig. 6 comprises a schematic diagram showing details of the channel enable decoding matrix of Fig. 3.

Fig. 7 shows another embodiment of the high priority scanner of Fig. 3.

#### Description of the Preferred Embodiment:

The data communication system shown in Fig. 1 includes: a data processor 1, a memory controller 2, a memory 3, an input/output multiplexer 4, a communications controller 5, and a plurality of subchannels 6a—6n. The data processor manipulates data in accordance with instructions of a program. The processor receives an instruction, decodes the instruction and performs the operation indicated thereby. The operation is performed on data received by the processor and temporarily stored thereby during the operation. The series of instructions are called a program and include decodable operations to be performed by the processor. The instructions of the program are obtained sequentially by the processor and together with the data to be operated upon, are stored in the memory. The memory 3 shown in Fig. 1 may form many of several well known types; however, most commonly, the main memory is a random access coincident current type having a plurality of addressable locations each of which provides storage for a word. The word may form data or instructions and may contain specific fields useful in a variety of operations. Normally, when the processor is in need of data or instructions it will generate a memory cycle and provide an address to the memory. The data or word stored in the address location will subsequently be retrieved from memory and provided to the data processor 1.

A series of instructions comprising a program are usually "loaded" into the memory at the beginning of the operation and thus occupy a "block" of memory which normally must not be disturbed until the program has been completed. Data to be operated upon by the processor in accordance with instruction of the stored program is stored in memory and is retrieved and replaced in accordance with the binary coded instructions.

Communication with the data processing system usually takes place through the media of input/output devices such as magnetic tape handlers, paper tape readers, punched card readers, and remote terminal devices. To control the receipt of information from the input/output devices and to coordinate the transfer of information to and from such devices, an input/output control means is required. Thus, an input/output controller or input/output multiplexer is provided and connects the data processing system to the variety of input/output devices. The input/output multiplexer coordinates the information flow to and from the

am- 65  
ow-  
ling  
the 70  
nt  
in  
ory  
put  
r 5,  
The  
nce  
ssor  
truc-  
ated  
data  
rarily  
series  
d in-  
med  
pro-  
per-  
The 90  
nary  
most  
dom  
stur-  
ch-  
may  
tain  
ions.  
d of  
nery  
ory.  
loca-  
from  
or 1.  
pro-  
ry at  
copy  
must  
been  
the 110  
n of  
and  
with  
ssing 115  
edia  
tape  
card  
com-  
puter/  
nsfer  
s, an  
Thus,  
input  
data 125  
/out-  
r co-  
a the

various input/output devices and also awards priority when more than one input/output device is attempting to communicate. Since input/output devices are usually electro-mechanical in nature and necessarily have operating speeds which are much lower than the remainder of the data processing system, the input/output multiplexer provides buffering or temporary storage to enable the processing system to proceed at its normal rate without waiting for the time consuming communication with the input/output device.

The input/output multiplexer shown in Fig. 1 may have a plurality of input/output devices connected to the input/output multiplexer or the input/output controller in the same manner as Fig. 1 of U.S. Patent No. 3,413,613. The communications controller 5 appears to the input/output multiplexer 4 to be an input/output device, but this communications controller in turn controls a plurality of subchannels which may be connected through modems and telephone lines to terminal devices.

Binary information which may be supplied from the memory to the subchannel 6a—6n, is converted by one of the local modems 8a—8n into a modulated signal which may be sent over telephone lines 9a—9n to one of the terminal modems 10a—10n. A terminal modem converts a modulated signal into binary information for use by corresponding one of the terminal devices 11a—11n. Binary information which is generated by one of the terminal devices 11a—11n is converted by one of the terminal modems 10a—10n into a modulated signal which is sent over the telephone lines to a corresponding local modem 8a—8n, which converts the signal into binary information again for use by a corresponding one of the subchannels 6a—6n. The local modems and the terminal modems may either receive modulated signals and convert the modulated signals into binary information or they may receive binary information and convert it into modulated signals.

For a complete description of the processor of Fig. 1 reference is made to the above mentioned U.S. Patent No. 3,413,613. More particularly, Figs. 10—38 of the drawings; column 10, line 67 to column 32, line 21 of U.S. Patent No. 3,413,613 are incorporated herein by reference and are made a part of the present specification.

Memory device 3 may be of the type disclosed in U.S. Patent No. 3,521,240.

A more complete description of the operation of a data communication system is disclosed in copending British patent application No. 11454/71 (Serial No. 1352055). A portion of one of the subchannels 6a—6n is shown in more detail in Fig. 2 and a portion of the communications controller 5 is shown in Fig. 3. The communications controller of Fig. 3 (Fig. 3a, 3b, 3c) includes a high priority scan-

ner 84, a normal scanner 88 and a channel enable decoding matrix 94 which supplies channel enable signals to the subchannels 6a—6n. The controller of Fig. 3 scans each of the subchannels in turn by sequentially providing an enable signal to each of the subchannels. The controller has a plurality of priority switches to enable the controller to scan only a predetermined number of high priority subchannels when a predetermined number of these priority switches are closed. When all of the priority switches are open, the controller sequentially provides enable signals to each of the subchannels 6a—6n of Fig. 1.

The controller shown in Fig. 3 is designed to scan 32 subchannels with the normal scanner and to scan either 2, 4, 8 or 16 subchannels as high priority subchannels when priority switches in the controller are closed and priority signals are received from the subchannels. It should be understood that the controller in Fig. 3 can be changed to scan a greater or lesser number of subchannels by changing the number of elements in the scanners.

#### AND-gates

The AND-gates disclosed in the drawings and particularly in Figs. 2 and 3 provide the logical operation of conjunction of binary signals applied thereto. In the system disclosed, since the binary 1 is represented by a positive signal, the AND-gates provide the positive output signal representing a binary 1 when, and only when all of the input signals applied thereto are positive and represent binary 1's. The symbols identified by the numerals 51—54 in Fig. 2 represent two-input AND-gates. Such AND-gates deliver a binary 1 output signal only when each of the two-input signals applied thereto represents a binary 1. A three-input AND-gate, such as represented by AND-gate 55, delivers a binary 1 output only when each of the three-input signals represent a binary 1.

#### OR-gate

The OR-gates disclosed in Fig. 2 and 3 provide logical operation of inclusive-OR function for binary 1 input signals applied thereto. In the system, since the binary 1 is represented by positive signals, each OR-gate provides a positive output signal representing a binary 1 when any one or more of the input signals applied thereto is positive and represent binary 1's. The symbol identified by gate 31 in Fig. 2 represents a three-input OR-gate. This OR-gate delivers a binary 1 output signal when any one or more of its input signals applied thereto represents a binary 1.

#### Inverter

The inverter disclosed in Fig. 2a and represented by numerals 14, 28, etc. provides a positive output signal representing a binary

1 when the input signal applied thereto is negative, representing a binary 0. Conversely, the inverter provides an output signal representing a binary 0 when the input signal represents a binary 1.

#### Flip-Flop

The flip-flops or bistable multivibrators referred to in the specification, and shown, for example, in Fig. 3 of the drawings, are circuits adapted to operate in either one of two stable states and to transfer from the state in which they are operating to the other stable state upon the application of a trigger signal thereto. In one state of operation, the flip-flop represents the binary 1 (1-state) and in the other state the binary 0 (0-state). The three leads entering the left-hand side of the flip-flop symbol, for example, flip-flop number 75, shown in Fig. 3a, provide the required trigger signals. The upper lead, the J lead, provides the set signal, the lower lead, the K lead, provides the reset input signal and the center lead provides the trigger signal. When this set input signal, on the J lead, is positive and the reset signal, on the K lead is zero, a change from a positive voltage to a zero value of voltage, on the C lead, cause the flip-flop to transfer to its 1-state, if it is not already in the 1-state. When the reset signal is positive and the set signal is zero, a change from a positive voltage to a zero value of voltage, on the C lead, causes the flip-flop to transfer to the 0-state if it is not already in the 0-state.

When the J and K input leads are both positive, or when the J and K leads are not connected to an external signal source, a positive trigger pulse causes the flip-flop to change states. The R lead entering the bottom of the flip-flop also provides reset signals. When a zero voltage potential is applied to the R lead, the flip-flop resets to the 0-state and remains in the 0-state as long as the zero voltage potential remains on the R lead, irrespective of any signals on the J, C and K leads. Some flip-flops do not provide the R lead. The two leads leaving the right-hand side of the flip-flops deliver the output signal for each flip-flop. The upper output leads, the Q leads, deliver the 1-output signal of the flip-flop and the  $\bar{Q}$  output leads, deliver the 0-output signals.

#### Scanner

The operation of the scanners used in the controller can be more clearly seen by referring to the normal scanner or counter 88 in Fig. 3. Pulses from the oscillator 90 are coupled to the input of the normal scanner 88 which comprises a plurality of flip-flops 89a—89e. When a positive voltage from AND-gate 87 is applied to the J and K input of flip-flop 89a, each of the trigger pulses applied to the C input causes flip-flop 89a to change states.

When two pulses have been received at the input of flip-flop 89a, a positive output voltage is produced at the Q output lead of flip-flop 89b and is applied to one lead of AND-gate 91b. When eight pulses have been received at the input lead of flip-flop 89a, a positive voltage is applied from the Q output lead of flip-flop 89d to the C lead of flip-flop 89e and to one lead of AND-gate 91d. When twelve pulses have been received a positive voltage from both the Q output lead of flip-flop 89c and the Q output lead of 89d is applied to the input leads of AND-gates 91c and 91d. When a positive voltage from flip-flop 81 is applied to the other leads of AND-gates 91c and 91d the positive signals from scanner 88 are coupled through OR-gates 92c and 92d to provide a positive signal on each of the leads CN4 and CN8. A more complete discussion of the binary scanner or binary counter shown in Fig. 3 can be found in the textbook "Digital Computer Fundamentals", second edition, by Thomas C. Barte, McGraw Hill, 1966 on pages 94—96.

Signals from the Q output leads of flip-flops 89a—89e of the scanner 88 are coupled through AND-gates 91a—91e and OR-gates 92a—92d to the leads CN1—CN16 which are coupled to the channel enable decoding matrix 94. The channel enable decoder matrix 94 is shown in more detail in Fig. 6. The signals from the leads CN1—CN16 are selectively coupled to the AND-gates 98a—98n and are applied to the inverters 99a—99e. Inverters 99a—99e invert the signals which are also selectively coupled to AND-gates 98a—98n. For example, the inverted signals are applied to the input leads of AND-gate 98a so that a positive signal is developed at the output of AND-gate 98a when the count in the counter or scanner 88 is equal to zero. This positive signal provides an enable signal to subchannel 0 shown in Fig. 1. When the first pulse is applied to the trigger lead of flip-flop 89a in the scanner 88, a positive signal is applied on the CN1 output lead, thereby providing a positive signal to the upper lead of AND-gate 98b. All of the other leads CN2—CN16 have a signal representing a binary zero which is inverted by inverters 99b—99e respectively and applied to the other lead of AND-gate 98b causing gate 98b to provide a positive signal at the output lead of AND-gate 98b thereby providing a positive enable signal to channel 1. As the count in the scanner 88 proceeds, the leads from the flip-flops 89a—89e provide positive signals which sequentially enable the other gates 98a—98n to sequentially provide an enable signal to each of the other subchannels of the system shown in Fig. 1. These enable signals are coupled to the subchannels on input leads 33 shown in Figs. 2 and 3.

The operation of the communications controller 5 will now be described in connection

with Figs. 2, 3, 4, 5 and 6. Fig. 2 shows a typical subchannel which may be connected between the local modem and the communications controller shown in Fig. 1. The subchannel shown in Fig. 2 communicates with the modem over the lines shown on the left-hand side of the Fig. 2a and communicates with the communications controller over the lines shown on the right-hand side of Fig. 2b. Figs. 2a and 2b are drawn to be placed side by side so that the leads from the right side of Fig. 2a are connected to the leads from the left side of Fig. 2b. The subchannel receives input data, timing signals and carrier detect signal from the modem and sends output data to the modem over line 19. The subchannel receives channel-enable signals, answer signals and output data from the controller over lines shown at the right-hand side of the sheet and supplies input data and a plurality of commands to the communications controller over other lines shown at the right-hand side of the Fig. 2b.

When the modem is in operation, timing signals are continuously supplied to the subchannel over input lines 17 and 23 and input data is supplied over line 13. When a binary bit of data is applied to line 13, this binary bit and the timing signal on line 17 cause the binary bit to be set into input-data flip-flop 15 and the timing signal also sets the bit-ready flip-flop 16. When the bit-ready flip-flop 16 is set a binary one which is developed at the Q output lead is transferred through OR-gate 31 to one lead of AND-gate 35. When the channel-enable signal from the communications controller is supplied to the particular channel over line 33, gate 35 is enabled so that a service-request signal is supplied to the communications controller. The binary 1 from the Q output lead of flip-flop 16 also sets the store-command flip-flop 46. At this same time, the channel enable signal enables AND-gate 34 so that the binary bit which was stored in input-data flip-flop 15 is gated through gate 34 to line 38 which provides input data to the communications controller. The service-request signal is applied to OR-gate 96a in the communications controller shown in Fig. 3c and is coupled to the J input lead of the scan flip-flop 75 in Fig. 3a. Figs. 3a, 3b and 3c are drawn to be placed side by side as shown in Fig. 3d. Leads from the right side of Fig. 2a are connected to the leads from the left side of Fig. 2b. Leads from the right side of Fig. 2b are connected to the leads from the left side of Fig. 2c.

The service-request signal on the J lead of scan flip-flop 75 and the oscillator pulse which is delayed by delay line 74 and applied to the C input lead cause the flip-flop 75 to be set and to provide a binary 1 at the Q output lead. The binary 1 from the Q output lead of flip-flop 75 provides an interrupt signal to the input/output multiplexer, Fig. 1, which provides an answer signal when the input/output

multiplexer has accepted the data. This answer signal which is provided on line 45 is coupled to line 45 of the subchannel and is applied to one lead of AND-gate 36. The channel-enable signal from line 33 is applied to a second lead of AND-gate 36. The binary 1 from the Q output lead of bit-ready flip-flop 16 has previously set the store command flip-flop 46 so that flip-flop 46 provides a binary 1 at its Q output and supplies a third binary 1 to the input of AND-gate 36. These binary 1's cause the answer signal from the controller to be gated through the inverter 28 and to provide a reset signal to bit ready flip-flop 16. The answer signal also provides a pulse to inverter 76 which inverts the pulse and causes scan flip-flop 75 to be reset, thereby

providing a binary 1 at the  $\bar{Q}$  output lead of flip-flop 75.

The binary 1 at the  $\bar{Q}$  output lead of flip-flop 75 enables AND-gates 83 and 87 so that signals from scanner-select flip-flop 81 are coupled to the J and K input leads of either flip-flop 85a in the high priority scanner 84 or are coupled to flip-flop 89a in normal scanner 88. These signals from the scanner-select flip-flop select either the high priority scanner or the normal scanner to provide scanning signals to the channel enable decoding matrix 94.

When it is desired that the normal scanner be used on all subchannels the switch 30 (Fig. 2) in each subchannel is open so that a low value of voltage representing a binary 0 is coupled on line 39 to the communications controller of Fig. 3. This binary 0 is coupled through OR-gate 96b and inverted by inverter 77 causing scanner-select flip-flop 81 to be

reset and to provide a binary 1 at the  $\bar{Q}$  output lead.

The binary 1 at the  $\bar{Q}$  output lead enables AND-gates 91a—91e and AND-gate 87 so that the normal scanner 88 provides signals to the channel enable decoding matrix 94.

When the modem is ready to receive data from the subchannel, timing signals are provided over line 23 to the bit-request flip-flop 25 thereby setting flip-flop 25. When the bit-request flip-flop 25 is set a binary 1 from the Q output lead is coupled through OR-gate 31 and AND-gate 35 to the communications controller. At this time if the bit-ready flip-flop 16 is reset the binary 0 from the Q output lead is inverted by inverter 43 and applied to one lead on the AND-gate 54 of Fig. 2b. The binary 1 from the Q output lead of bit-request flip-flop 25 is applied to the other lead of AND-gate 54 thereby causing the load-command flip-flop 47 to be set. The binary 1 from the Q output lead of load-command flip-flop 47 and the answer signal from the

input/output multiplexer on line 45 and the channel-enable signal on line 33 enable AND-gate 37 so that data from the input/output multiplexer on line 49 is gated into the output-data flip-flop 21 (Fig. 2a). When the next timing pulse is received by the subchannel, the data bit in output-data flip-flop 21 is gated into output flip-flop 20 and is coupled over line 19 to the modem.

Whenever a carrier signal from the modem changes, for example, the carrier comes on or the carrier goes off, a voltage is provided over line 63 to the subchannel. When the carrier goes off, a negative going signal is applied to the carrier-off flip-flop 64 thereby setting flip-flop 64. When the carrier comes on a positive going signal on line 63 is inverted by inverter 67 and sets the carrier-on flip-flop 65. Signals from carrier-off flip-flop 64 and carrier-on flip-flop 65 may be coupled through OR-gate 70, OR-gate 31 and AND-gate 35 to provide a service-request signal to the communications controller. The signal from the carrier-off flip-flop is also coupled through AND-gate 62 to the communications controller and the signal from the carrier-on flip-flop 65 is coupled through AND-gate 69 to the communications controller. The data-load signals, the data-store signals, the status-store signals, the carrier-on signals, and the carrier-off signals are coupled through AND-gates 96d—96h (Fig. 3c) to the input/output multiplexer shown in Fig. 1.

When it is desired that the subchannel shown in Fig. 2 be used as a high priority subchannel, the switch 30 is closed. Thus each time that the bit is ready to be transferred from the subchannel to the communications controller, a signal from the Q output lead of the bit-ready flip-flop 16 is applied through OR-gate 29 and switch 30 to the priority request line 39 and to the communications controller. If a bit is ready to be set to the modem the bit-request flip-flop 25 is set so that a binary 1 is available at the Q output lead of flip-flop 25. This binary 1 is coupled through OR-gate 29 and switch 30 to the priority request line 39. The priority-request signal on line 39 (Fig. 3) is coupled through OR-gate 96b to the one input lead of AND-gate 79. The other input lead to AND-gate 79 is en-

abled by the signal from the  $\bar{Q}$  lead of scan flip-flop 75 so that the scanner-select flip-flop 81 is set when the next pulse from oscillator 90 is applied to the C input lead. When flip-flop 81 is set, a binary 1 at the Q output lead enable AND-gates 86a—86d so that the output of the high priority scanner 84 will be coupled to the channel decoding matrix 94 and out to the various subchannels. At this

same time a binary 0 from the  $\bar{Q}$  output lead disables AND-gate 87 so that the normal scan-

ner 88 is disabled and scanning by scanner 88 is halted.

When it is desired that only two high priority subchannels be used with the communications controller shown in Fig. 3, the switch 82a in Fig. 3b is connected to the contact 78a. Switches 82b, 82c and 82d are each connected to the ground contacts. With the switches in the above position, only the binary bit from the flip-flop 85a is coupled through gate 86a to the channel-enable decoder matrix 94 so that only subchannel 0 and subchannel 1 are scanned by the high priority scanner. When it is desired that more than two subchannels be used as high priority channels, other of the switches 82a—82d are connected to the corresponding contacts 78a—78d. For example, when it is desired that eight subchannels be used as high priority channels, the switches 82a, 82b and 82c are connected to contacts 78a, 78b and 78c respectively. When it is desired that sixteen subchannels be used as high priority channels, all of the switches 82a—82d are connected to their respective contacts 78a—78d. Thus, it can be seen that the high priority scanner shown in Fig. 3 causes the communications controller to scan two channels, four channels, eight channels or sixteen channels as high priority channels. If it is desired that other numbers of channels be scanned such as three or five, another embodiment of the high priority scanner, shown in Fig. 7, can be used. The scanner shown in Fig. 7 can be used to continuously select any number from one channel to sixteen channels for high priority channels. It should be understood that more than sixteen channels can be scanned by including additional flip-flops and additional switches in the circuit shown in Fig. 7.

When all of the high priority subchannels, as shown in Fig. 2, have been serviced, the bit-ready flip-flops 16 and the bit-request flip-flops 25 in each of the subchannels are reset so that there are no longer any signals on the priority request lines 39 from the subchannels to the communications controller. When there is no signal on line 39 there is no signal from OR-gate 96b in the communications controller so that the voltage applied to the input of AND-gate 79 (Fig. 3b) is low and AND-gate 79 is disabled. The low value of voltage is inverted by inverter 77 and applied to one lead of AND-gate 80 so that the binary 1 from the

$\bar{Q}$  lead of scan flip-flop 75 is coupled through AND-gate 80 and resets the scanner-select flip-flop 81. When flip-flop 81 is reset, a binary

1 from the  $\bar{Q}$  output lead of flip-flop 81 is coupled to one lead of AND-gates 91a—91e so that gates 91a—91e are enabled. The normal scanner 88 is again coupled to the channel enable decoding matrix 94 and all




inner 88  
 vo high 65  
 ie com-  
 3, the  
 to the  
 82d are  
 70  
 75  
 80  
 85  
 90  
 95  
 100  
 105  
 110  
 115  
 120  
 125  
 130  
 135  
 140  
 145  
 150  
 155  
 160  
 165  
 170  
 175  
 180  
 185  
 190  
 195  
 200  
 205  
 210  
 215  
 220  
 225  
 230  
 235  
 240  
 245  
 250  
 255  
 260  
 265  
 270  
 275  
 280  
 285  
 290  
 295  
 300  
 305  
 310  
 315  
 320  
 325  
 330  
 335  
 340  
 345  
 350  
 355  
 360  
 365  
 370  
 375  
 380  
 385  
 390  
 395  
 400  
 405  
 410  
 415  
 420  
 425  
 430  
 435  
 440  
 445  
 450  
 455  
 460  
 465  
 470  
 475  
 480  
 485  
 490  
 495  
 500  
 505  
 510  
 515  
 520  
 525  
 530  
 535  
 540  
 545  
 550  
 555  
 560  
 565  
 570  
 575  
 580  
 585  
 590  
 595  
 600  
 605  
 610  
 615  
 620  
 625  
 630  
 635  
 640  
 645  
 650  
 655  
 660  
 665  
 670  
 675  
 680  
 685  
 690  
 695  
 700  
 705  
 710  
 715  
 720  
 725  
 730  
 735  
 740  
 745  
 750  
 755  
 760  
 765  
 770  
 775  
 780  
 785  
 790  
 795  
 800  
 805  
 810  
 815  
 820  
 825  
 830  
 835  
 840  
 845  
 850  
 855  
 860  
 865  
 870  
 875  
 880  
 885  
 890  
 895  
 900  
 905  
 910  
 915  
 920  
 925  
 930  
 935  
 940  
 945  
 950  
 955  
 960  
 965  
 970  
 975  
 980  
 985  
 990  
 995  
 1000  
 1005  
 1010  
 1015  
 1020  
 1025  
 1030  
 1035  
 1040  
 1045  
 1050  
 1055  
 1060  
 1065  
 1070  
 1075  
 1080  
 1085  
 1090  
 1095  
 1100  
 1105  
 1110  
 1115  
 1120  
 1125  
 1130  
 1135  
 1140  
 1145  
 1150  
 1155  
 1160  
 1165  
 1170  
 1175  
 1180  
 1185  
 1190  
 1195  
 1200  
 1205  
 1210  
 1215  
 1220  
 1225  
 1230  
 1235  
 1240  
 1245  
 1250  
 1255  
 1260  
 1265  
 1270  
 1275  
 1280  
 1285  
 1290  
 1295  
 1300  
 1305  
 1310  
 1315  
 1320  
 1325  
 1330  
 1335  
 1340  
 1345  
 1350  
 1355  
 1360  
 1365  
 1370  
 1375  
 1380  
 1385  
 1390  
 1395  
 1400  
 1405  
 1410  
 1415  
 1420  
 1425  
 1430  
 1435  
 1440  
 1445  
 1450  
 1455  
 1460  
 1465  
 1470  
 1475  
 1480  
 1485  
 1490  
 1495  
 1500  
 1505  
 1510  
 1515  
 1520  
 1525  
 1530  
 1535  
 1540  
 1545  
 1550  
 1555  
 1560  
 1565  
 1570  
 1575  
 1580  
 1585  
 1590  
 1595  
 1600  
 1605  
 1610  
 1615  
 1620  
 1625  
 1630  
 1635  
 1640  
 1645  
 1650  
 1655  
 1660  
 1665  
 1670  
 1675  
 1680  
 1685  
 1690  
 1695  
 1700  
 1705  
 1710  
 1715  
 1720  
 1725  
 1730  
 1735  
 1740  
 1745  
 1750  
 1755  
 1760  
 1765  
 1770  
 1775  
 1780  
 1785  
 1790  
 1795  
 1800  
 1805  
 1810  
 1815  
 1820  
 1825  
 1830  
 1835  
 1840  
 1845  
 1850  
 1855  
 1860  
 1865  
 1870  
 1875  
 1880  
 1885  
 1890  
 1895  
 1900  
 1905  
 1910  
 1915  
 1920  
 1925  
 1930  
 1935  
 1940  
 1945  
 1950  
 1955  
 1960  
 1965  
 1970  
 1975  
 1980  
 1985  
 1990  
 1995  
 2000  
 2005  
 2010  
 2015  
 2020  
 2025  
 2030  
 2035  
 2040  
 2045  
 2050  
 2055  
 2060  
 2065  
 2070  
 2075  
 2080  
 2085  
 2090  
 2095  
 2100  
 2105  
 2110  
 2115  
 2120  
 2125  
 2130  
 2135  
 2140  
 2145  
 2150  
 2155  
 2160  
 2165  
 2170  
 2175  
 2180  
 2185  
 2190  
 2195  
 2200  
 2205  
 2210  
 2215  
 2220  
 2225  
 2230  
 2235  
 2240  
 2245  
 2250  
 2255  
 2260  
 2265  
 2270  
 2275  
 2280  
 2285  
 2290  
 2295  
 2300  
 2305  
 2310  
 2315  
 2320  
 2325  
 2330  
 2335  
 2340  
 2345  
 2350  
 2355  
 2360  
 2365  
 2370  
 2375  
 2380  
 2385  
 2390  
 2395  
 2400  
 2405  
 2410  
 2415  
 2420  
 2425  
 2430  
 2435  
 2440  
 2445  
 2450  
 2455  
 2460  
 2465  
 2470  
 2475  
 2480  
 2485  
 2490  
 2495  
 2500  
 2505  
 2510  
 2515  
 2520  
 2525  
 2530  
 2535  
 2540  
 2545  
 2550  
 2555  
 2560  
 2565  
 2570  
 2575  
 2580  
 2585  
 2590  
 2595  
 2600  
 2605  
 2610  
 2615  
 2620  
 2625  
 2630  
 2635  
 2640  
 2645  
 2650  
 2655  
 2660  
 2665  
 2670  
 2675  
 2680  
 2685  
 2690  
 2695  
 2700  
 2705  
 2710  
 2715  
 2720  
 2725  
 2730  
 2735  
 2740  
 2745  
 2750  
 2755  
 2760  
 2765  
 2770  
 2775  
 2780  
 2785  
 2790  
 2795  
 2800  
 2805  
 2810  
 2815  
 2820  
 2825  
 2830  
 2835  
 2840  
 2845  
 2850  
 2855  
 2860  
 2865  
 2870  
 2875  
 2880  
 2885  
 2890  
 2895  
 2900  
 2905  
 2910  
 2915  
 2920  
 2925  
 2930  
 2935  
 2940  
 2945  
 2950  
 2955  
 2960  
 2965  
 2970  
 2975  
 2980  
 2985  
 2990  
 2995  
 3000  
 3005  
 3010  
 3015  
 3020  
 3025  
 3030  
 3035  
 3040  
 3045  
 3050  
 3055  
 3060  
 3065  
 3070  
 3075  
 3080  
 3085  
 3090  
 3095  
 3100  
 3105  
 3110  
 3115  
 3120  
 3125  
 3130  
 3135  
 3140  
 3145  
 3150  
 3155  
 3160  
 3165  
 3170  
 3175  
 3180  
 3185  
 3190  
 3195  
 3200  
 3205  
 3210  
 3215  
 3220  
 3225  
 3230  
 3235  
 3240  
 3245  
 3250  
 3255  
 3260  
 3265  
 3270  
 3275  
 3280  
 3285  
 3290  
 3295  
 3300  
 3305  
 3310  
 3315  
 3320  
 3325  
 3330  
 3335  
 3340  
 3345  
 3350  
 3355  
 3360  
 3365  
 3370  
 3375  
 3380  
 3385  
 3390  
 3395  
 3400  
 3405  
 3410  
 3415  
 3420  
 3425  
 3430  
 3435  
 3440  
 3445  
 3450  
 3455  
 3460  
 3465  
 3470  
 3475  
 3480  
 3485  
 3490  
 3495  
 3500  
 3505  
 3510  
 3515  
 3520  
 3525  
 3530  
 3535  
 3540  
 3545  
 3550  
 3555  
 3560  
 3565  
 3570  
 3575  
 3580  
 3585  
 3590  
 3595  
 3600  
 3605  
 3610  
 3615  
 3620  
 3625  
 3630  
 3635  
 3640  
 3645  
 3650  
 3655  
 3660  
 3665  
 3670  
 3675  
 3680  
 3685  
 3690  
 3695  
 3700  
 3705  
 3710  
 3715  
 3720  
 3725  
 3730  
 3735  
 3740  
 3745  
 3750  
 3755  
 3760  
 3765  
 3770  
 3775  
 3780  
 3785  
 3790  
 3795  
 3800  
 3805  
 3810  
 3815  
 3820  
 3825  
 3830  
 3835  
 3840  
 3845  
 3850  
 3855  
 3860  
 3865  
 3870  
 3875  
 3880  
 3885  
 3890  
 3895  
 3900  
 3905  
 3910  
 3915  
 3920  
 3925  
 3930  
 3935  
 3940  
 3945  
 3950  
 3955  
 3960  
 3965  
 3970  
 3975  
 3980  
 3985  
 3990  
 3995  
 4000  
 4005  
 4010  
 4015  
 4020  
 4025  
 4030  
 4035  
 4040  
 4045  
 4050  
 4055  
 4060  
 4065  
 4070  
 4075  
 4080  
 4085  
 4090  
 4095  
 4100  
 4105  
 4110  
 4115  
 4120  
 4125  
 4130  
 4135  
 4140  
 4145  
 4150  
 4155  
 4160  
 4165  
 4170  
 4175  
 4180  
 4185  
 4190  
 4195  
 4200  
 4205  
 4210  
 4215  
 4220  
 4225  
 4230  
 4235  
 4240  
 4245  
 4250  
 4255  
 4260  
 4265  
 4270  
 4275  
 4280  
 4285  
 4290  
 4295  
 4300  
 4305  
 4310  
 4315  
 4320  
 4325  
 4330  
 4335  
 4340  
 4345  
 4350  
 4355  
 4360  
 4365  
 4370  
 4375  
 4380  
 4385  
 4390  
 4395  
 4400  
 4405  
 4410  
 4415  
 4420  
 4425  
 4430  
 4435  
 4440  
 4445  
 4450  
 4455  
 4460  
 4465  
 4470  
 4475  
 4480  
 4485  
 4490  
 4495  
 4500  
 4505  
 4510  
 4515  
 4520  
 4525  
 4530  
 4535  
 4540  
 4545  
 4550  
 4555  
 4560  
 4565  
 4570  
 4575  
 4580  
 4585  
 4590  
 4595  
 4600  
 4605  
 4610  
 4615  
 4620  
 4625  
 4630  
 4635  
 4640  
 4645  
 4650  
 4655  
 4660  
 4665  
 4670  
 4675  
 4680  
 4685  
 4690  
 4695  
 4700  
 4705  
 4710  
 4715  
 4720  
 4725  
 4730  
 4735  
 4740  
 4745  
 4750  
 4755  
 4760  
 4765  
 4770  
 4775  
 4780  
 4785  
 4790  
 4795  
 4800  
 4805  
 4810  
 4815  
 4820  
 4825  
 4830  
 4835  
 4840  
 4845  
 4850  
 4855  
 4860  
 4865  
 4870  
 4875  
 4880  
 4885  
 4890  
 4895  
 4900  
 4905  
 4910  
 4915  
 4920  
 4925  
 4930  
 4935  
 4940  
 4945  
 4950  
 4955  
 4960  
 4965  
 4970  
 4975  
 4980  
 4985  
 4990  
 4995  
 5000  
 5005  
 5010  
 5015  
 5020  
 5025  
 5030  
 5035  
 5040  
 5045  
 5050  
 5055  
 5060  
 5065  
 5070  
 5075  
 5080  
 5085  
 5090  
 5095  
 5100  
 5105  
 5110  
 5115  
 5120  
 5125  
 5130  
 5135  
 5140  
 5145  
 5150  
 5155  
 5160  
 5165  
 5170  
 5175  
 5180  
 5185  
 5190  
 5195  
 5200  
 5205  
 5210  
 5215  
 5220  
 5225  
 5230  
 5235  
 5240  
 5245  
 5250  
 5255  
 5260  
 5265  
 5270  
 5275  
 5280  
 5285  
 5290  
 5295  
 5300  
 5305  
 5310  
 5315  
 5320  
 5325  
 5330  
 5335  
 5340  
 5345  
 5350  
 5355  
 5360  
 5365  
 5370  
 5375  
 5380  
 5385  
 5390  
 5395  
 5400  
 5405  
 5410  
 5415  
 5420  
 5425  
 5430  
 5435  
 5440  
 5445  
 5450  
 5455  
 5460  
 5465  
 5470  
 5475  
 5480  
 5485  
 5490  
 5495  
 5500  
 5505  
 5510  
 5515  
 5520  
 5525  
 5530  
 5535  
 5540  
 5545  
 5550  
 5555  
 5560  
 5565  
 5570  
 5575  
 5580  
 5585  
 5590  
 5595  
 5600  
 5605  
 5610  
 5615  
 5620  
 5625  
 5630  
 5635  
 5640  
 5645  
 5650  
 5655  
 5660  
 5665  
 5670  
 5675  
 5680  
 5685  
 5690  
 5695  
 5700  
 5705  
 5710  
 5715  
 5720  
 5725  
 5730  
 5735  
 5740  
 5745  
 5750  
 5755  
 5760  
 5765  
 5770  
 5775  
 5780  
 5785  
 5790  
 5795  
 5800  
 5805  
 5810  
 5815  
 5820  
 5825  
 5830  
 5835  
 5840  
 5845  
 5850  
 5855  
 5860  
 5865  
 5870  
 5875  
 5880  
 5885  
 5890  
 5895  
 5900  
 5905  
 5910  
 5915  
 5920  
 5925  
 5930  
 5935  
 5940  
 5945  
 5950  
 5955  
 5960  
 5965  
 5970  
 5975  
 5980  
 5985  
 5990  
 5995  
 6000  
 6005  
 6010  
 6015  
 6020  
 6025  
 6030  
 6035  
 6040  
 6045  
 6050  
 6055  
 6060  
 6065  
 6070  
 6075  
 6080  
 6085  
 6090  
 6095  
 6100  
 6105  
 6110  
 6115  
 6120  
 6125  
 6130  
 6135  
 6140  
 6145  
 6150  
 6155  
 6160  
 6165  
 6170  
 6175  
 6180  
 6185  
 6190  
 6195  
 6200  
 6205  
 6210  
 6215  
 6220  
 6225  
 6230  
 6235  
 6240  
 6245  
 6250  
 6255  
 6260  
 6265  
 6270  
 6275  
 6280  
 6285  
 6290  
 6295  
 6300  
 6305  
 6310  
 6315  
 6320  
 6325  
 6330  
 6335  
 6340  
 6345  
 6350  
 6355  
 6360  
 6365  
 6370  
 6375  
 6380  
 6385  
 6390  
 6395  
 6400  
 6405  
 6410  
 6415  
 6420  
 6425  
 6430  
 6435  
 6440  
 6445  
 6450  
 6455  
 6460  
 6465  
 6470  
 6475  
 6480  
 6485  
 6490  
 6495  
 6500  
 6505  
 6510  
 6515  
 6520  
 6525  
 6530  
 6535  
 6540  
 6545  
 6550  
 6555  
 6560  
 6565  
 6570  
 6575  
 6580  
 6585  
 6590  
 6595  
 6600  
 6605  
 6610  
 6615  
 6620  
 6625  
 6630  
 6635  
 6640  
 6645  
 6650  
 6655  
 6660  
 6665  
 6670  
 6675  
 6680  
 6685  
 6690  
 6695  
 6700  
 6705  
 6710  
 6715  
 6720  
 6725  
 6730  
 6735  
 6740  
 6745  
 6750  
 6755  
 6760  
 6765  
 6770  
 6775  
 6780  
 6785  
 6790  
 6795  
 6800  
 6805  
 6810  
 6815  
 6820  
 6825  
 6830  
 6835  
 6840  
 6845  
 6850  
 6855  
 6860  
 6865  
 6870  
 6875  
 6880  
 6885  
 6890  
 6895  
 6900  
 6905  
 6910  
 6915  
 6920  
 6925  
 6930  
 6935

gate the output of which is used to reset the counting stages of the second scanner.

7. A digital electrical data communication system substantially as described with reference to Figures 1 to 6 of the accompanying drawings, or as modified according to Figure 7.

For the Applicants:  
LLOYD WISE, BOULY & HAIG,  
Chartered Patent Agents,  
Norman House,  
105—109 Strand,  
London, WC2R 0AE.

Printed for Her Majesty's Stationery Office, by the Courier Press, Leamington Spa, 1974.  
Published by The Patent Office, 25 Southampton Buildings, London, WC2A 1AY, from which copies may be obtained.




1359662

## COMPLETE SPECIFICATION

9 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 2

*Fig. 2a.*

1359662

## COMPLETE SPECIFICATION

9 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 3





Fig. 2b.



## COMPLETE SPECIFICATION

This drawing is a reproduction of  
the Original on a reduced scale

**Sheet. 5**


1359662

## COMPLETE SPECIFICATION

9 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 6





1359562

COMPLETE SPECIFICATION

9 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 7




Fig. 4



1359662

COMPLETE SPECIFICATION

9. SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 8



1359662

COMPLETE SPECIFICATION

9 SHEETS

This drawing is a reproduction of  
the Original on a reduced scale

Sheet 9




Fig. 7

**THIS PAGE BLANK (USPTO)**